



50/60Hz Rejection Solution

For HY11P Series

Table of Contents

1. BRIEF INTRODUCTION	4
2. THEORY DESCRIPTION	5
2.1. Software SINC ⁴ Theory	5
2.2. Software SINC ³ Theory	6
3. THE DIFFERENCE OF 50/60HZ NORMAL MODE REJECTION IN SOFTWARE AVERAGE (SINC¹), SOFTWARE SINC³ AND SOFTWARE SINC⁴	8
3.1. The Comparison of The Normal Mode Rejection for SINC ¹ , SINC ³ and SINC ⁴ under Different Input Frequency	8
3.2. The FFT Comparison for Average(SINC ¹), SINC ³ and SINC ⁴ under Different Frequency	8
4. SOFTWARE COMPILING FOR SINC⁴	11
5. SOFTWARE COMPIILING FOR SINC³	14
6. DEMO CODE	16

Attention :

1. HYCON Technology Corp. reserves the right to change the content of this datasheet without further notice. For most up-to-date information, please constantly visit our website:
<http://www.hycontek.com> .
2. HYCON Technology Corp. is not responsible for problems caused by figures or application circuits narrated herein whose related industrial properties belong to third parties.
3. Specifications of any HYCON Technology Corp. products detailed or contained herein stipulate the performance, characteristics, and functions of the specified products in the independent state. We does not guarantee of the performance, characteristics, and functions of the specified products as placed in the customer's products or equipment. Constant and sufficient verification and evaluation is highly advised.
4. Please note the operating conditions of input voltage, output voltage and load current and ensure the IC internal power consumption does not exceed that of package tolerance. HYCON Technology Corp. assumes no responsibility for equipment failures that resulted from using products at values that exceed, even momentarily, rated values listed in products specifications of HYCON products specified herein.
5. Notwithstanding this product has built-in ESD protection circuit, please do not exert excessive static electricity to protection circuit.
6. Products specified or contained herein cannot be employed in applications which require extremely high levels of reliability, such as device or equipment affecting the human body, health/medical equipments, security systems, or any apparatus installed in aircrafts and other vehicles.
7. Despite the fact that HYCON Technology Corp. endeavors to enhance product quality as well as reliability in every possible way, failure or malfunction of semiconductor products may happen. Hence, users are strongly recommended to comply with safety design including redundancy and fire-precaution equipments to prevent any accidents and fires that may follow.
8. Use of the information described herein for other purposes and/or reproduction or copying without the permission of HYCON Technology Corp. is strictly prohibited.

1. Brief Introduction

For high accuracy products that use AC power, the 50/60 Hz power noise will be measured due to the equal quantity noise is inputted to the signal end. If 50/60 Hz Normal Mode Rejection of the measuring system is not good, it will cause the measuring result not stable. To solve such a problem, except enhance the filter capacity of the power line for general products, it is also a common method to make the digital filter by software.

For HY11P series ADC, the built-in digital filter is the SINC² COMB Filter that uses the internal RC oscillator as its clock rate and the OSR=32768 (approximately 8 SPS output rate) so that its 50/60 Hz Normal Mode Rejection is possible only 50~60 dB. It can only reach 80dB even if makes 8 times average by software. Comparing to TI ADS1230 that uses the SINC⁴ COMB Filter, which may achieve 100dB in 10 SPS output rate, it has the obvious difference for 50/60 Hz Normal Mode Rejection of HY11P series ADC.

This article provides the digital filter by software that enables HY11P series ADC to reach correspondingly 100 dB 50/60 Hz Normal Mode Rejection to solve the problem of AC power noise for our customers' use.

2. Theory Description

The following figure is the spectrum of SINC⁴ COMB Filter in 10 sps output rate. For the COMB Filter, 10, 20, 30, 40, 50, 60Hz and so on signals will be filtered, and it reaches the signal attenuation over 95dB at least in 50~60Hz. However, if use the SINC² COMB Filter, although it can also filter 50/60 Hz, its signal attenuation is only 50dB in 50~60Hz.

Since HY11P can enhance ADC output rate by changing ADC OSR setup, we can make the advanced COMB Filter by software to increase ADC normal mode Rejection.

In following we realize the SINC³/ SINC⁴ COMB Filter by software and compare their 50/60Hz normal mode Rejection capacity with the original SINC² by hardware. We compared with approximately 1 s' output stable time (it needs 3 records for SINC³, and 4 for SINC⁴). Except the original SINC² OSR=32768 output, we average 8 records (SINC¹).




Figure 2-1

2.1. Software SINC⁴ Theory

SINC⁴ is composed of 4 accumulators and 4 substraters that can be regarded as 4 integrators and 4 differentiators.

Because the integrator must accumulate the average 32 times (2^5), 1 integrator needs 5 more bits Registers so that 4 integrators need 20 more bits Registers. ADC has 24 bit output, so each integrator needs 44 bits Registers. After calculating 32 records, we take Bit 20~43 output to proceed the differentiation, and each differentiator needs only 24 bits Registers, so it needs 272 bits (34 bytes) Registers at least to process the SINC⁴ COMB Filter by software.

50/60Hz Rejection Solution

Due to the result of SINC⁴ COMB Filter is obtained after 4 times of calculation, the input signal is delay for 4 records output. Therefore, if ADC Output Rate is 122Hz, it is about 3.8Hz after averaging 32 records, however, the signal is delay for 4 records, it takes 1.05 seconds from the signal input to the stable output.




Figure 2-2 Software SINC⁴ COMB Filter Diagram

2.2. Software SINC³ Theory

SINC³ is composed of 3 accumulators and 3 substraters that can be regarded as 3 integrators and 3 differentiators.

Because the integrator must accumulate the average 32 times (2^5), 1 integrator needs 5 more bits Registers so that 3 integrators need 15 more bits Registers. ADC has 24 bit output, so each integrator needs 39 bits Registers. After calculating 32 records, we take Bit 15~38 output to proceed the differentiation, and each differentiator needs only 24 bits Registers, so it needs 189 bits (23.6 bytes) Registers at least to process the SINC³ COMB Filter by software.

Due to the result of SINC³ COMB Filter is obtained after 3 times of calculation, the input signal is delay for 3 records output. Therefore, if ADC Output Rate is 122Hz, it is about 3.8Hz after averaging 32 records, however, the signal is delay for 3 records, it takes 0.79 seconds form the signal input to the stable output.




Figure 2-3 Software SINC³ COMB Filter Diagram

3. The Difference of 50/60Hz Normal Mode Rejection in Software Average (SINC¹), Software SINC³ and Software SINC⁴

Considering the shift of the internal RC oscillating frequency in HY11P series, we test the frequency from 40~70Hz to compare the normal mode Rejection capacity by different ways.

3.1. The Comparison of The Normal Mode Rejection for SINC¹, SINC³ and SINC⁴ under Different Input Frequency

PGA Gain = 1 , ADC Gain = 8

VDD=3.3V , VDDA = 2.93V

Input Signal = 50mV_{RMS} @ 40~70Hz , DC offset 70.7mV

Hz dB	40	41	42	44	45	46	47	48	49	50	51	52	54	55
SINC ¹	-72.55	-84.87	-78.7	-97.54	-99.76	-93.41	-82.46	-80.55	-85.85	-95.4	-95.02	-85.37	-89.41	-113.4
SINC ³	-115.8	-109.3	-99.22	-113.5	-106.8	-98.9	-113.8	-115.1	-118	-113.8	-116.5	-115.3	-108.1	-118
SINC ⁴	-120.5	-117.1	-117.6	-118.9	-117.3	-114.9	-117.4	-118.7	-118.2	-117.3	-116.4	-120.3	-116.6	-118.4

Hz dB	56	57	58	59	60	61	62	63	64	66	68	69	70
SINC ¹	-106.7	-97.01	-95.64	-85.44	-105	-84.92	-85.06	-114.8	-115	-100.4	-96.17	-82.87	-102
SINC ³	-111.1	-108.5	-117.1	-116.5	-105.1	-109.8	-113.8	-114.3	-105	-117.1	-115.9	-116.5	-118.3
SINC ⁴	-118.1	-118.8	-116.4	-116	-115.7	-115.8	-117.8	-117.5	-114.4	-115.8	-115.9	-117.9	-117.9



Table 3-1

錯誤! 找不到參照來源。 shows the comparison of the Rejection effect for the Average (SINC¹), Software SINC³ and Software SINC⁴ under input 40~70Hz signals in Common mode. SINC³ is above 98dB at least and has peaks in some input frequency; SINC⁴ does not have any peaks and is above 114dB at least; the effect of SINC¹ Rejection can reach only 72dB.



3.2. The FFT Comparison for Average(SINC¹), SINC³ and SINC⁴ under Different Frequency

Although we can see directly the different rolling status for different frequency input signals by using the Average simply in Time domain, however, SINC³ and SINC⁴ do not have any rolling nearly. For more imperceptible differences, we took 1024 records for FFT that we could observe the quantified results on the spectrum. The following figures are the FFT results in different frequency. We can see that the signals in 40~70 Hz are hardly influenced for SINC⁴, it cannot filter completely in some frequency (such as 46Hz) for SINC³, and the simple average is the worst one.

50/60Hz Rejection Solution



50/60Hz Rejection Solution



4. Software Compiling for SINC⁴

```
=====
; ADC output about 122 Hz
; Output 32 records to do SINC4 average about 3.8hz ouput
; Integrator bit 0 ~ bit 43
; Differentiator bit 20 ~ bit 43
; IZAL、IZAM、IZAH、IZAU、IZAY 、IZAX = Integral Buffer 1
; IZBL、IZBM、IZBH、IZBU、IBAY 、IBAX = Integral Buffer 2
; IZCL、IZCM、IZCH、IZCU、ICAY 、ICAX = Integral Buffer 3
; IZDL、IZDM、IZDH、IZDU、IDAY 、IDAX = Integral Buffer 4
; DZAL、DZAM、DZAH ' Differential Buffer 1
; DZBL、DZBM、DZBH ' Differential Buffer 2
; DZCL、DZCM、DZCH ' Differential Buffer 3
; DZDL、DZDM、DZDH ' Differential Buffer 4
=====

btss INTF1,ADCIF,ACCE
jmp Inter_3_out
bcf INTF1,ADCIF,ACCE

lbsr IZAL
mvf ADC0RL,W,ACCE ;Integrator 1 + ADC --> Integrator 1
addf IZAL,F,BANK
mvf ADC0RM,W,ACCE
addc IZAM,F,BANK
mvf ADC0RH,W,ACCE
addc IZAH,F,BANK
mvl 0
btsz ADC0RH,7,ACCE
mvl OFFh
addc IZAU,F,BANK
addc IZAY,F,BANK
addc IZAX,F,BANK

mvf IZAL,W,BANK ;Integrator 1 + Integrator 2 --> Integrator 2
addf IZBL,F,BANK
mvf IZAM,W,BANK
addc IZBM,F,BANK
mvf IZAH,W,BANK
addc IZBH,F,BANK
mvf IZAU,W,BANK
addc IZBU,F,BANK
mvf IZAY,W,BANK
addc IZBY,F,BANK
mvf IZAX,W,BANK
addc IZBX,F,BANK

mvf IZBL,W,BANK ;Integrator 2 + Integrator 3 --> Integrator 3
addf IZCL,F,BANK
mvf IZBM,W,BANK
addc IZCM,F,BANK
mvf IZBH,W,BANK
addc IZCH,F,BANK
mvf IZBU,W,BANK
addc IZCU,F,BANK
mvf IZBY,W,BANK
addc IZCY,F,BANK
mvf IZBX,W,BANK
addc IZCX,F,BANK

mvf IZCL,W,BANK ;Integrator 3 + Integrator 4 --> Integrator 4
addf IZDL,F,BANK
mvf IZCM,W,BANK
addc IZDM,F,BANK
mvf IZCH,W,BANK
addc IZDH,F,BANK
mvf IZCU,W,BANK
addc IZDU,F,BANK
mvf IZCY,W,BANK
addc IZDY,F,BANK
```

```

mvf IZCX,W,BANK
addc IZDX,F,BANK

inf ADCCnter,W,ACCE
mvl 31 ; Accumulate 32 times
cpsl ADCCnter,ACCE
jmp INTER_DVIN
inf ADCCnter,F,ACCE
jmp Inter_3_out
=====
INTER_DVIN:
mvl 0C0h
andf ADCCnter,F,ACCE
inf WECNT,F,ACCE
INTER_DVOU:
mvff IZDL,BIOUL ;Integrator 4 --> Buffer
mvff IZDM,BIOUM
mvff IZDH,BIOUH
mvff IZDU,BIOUU
mvff IZDY,BIOUY
mvff IZDX,BIOUX

bsf ADCFg,b_ADCint,ACCE
bsf Flag,b_ADCPCOK,ACCE
lblr DZAL
mvl 4 ; Take Bit 20 ~ 44 in Buffer
LINTER_DVOULOOP:
bcf Status,C,ACCE
rrfc BIOUX,F,BANK
rrfc BIOUY,F,BANK
rrfc BIOUU,F,BANK
rrfc BIOUH,F,BANK
rrfc BIOUM,F,BANK
rrfc BIOUL,F,BANK
dcsz WREG,F,ACCE
jmp LINTER_DVOULOOP

mvf DZAL,W,BANK ;Buffer - Differentiator 1 --> BufferA
subf BIOUH,W,BANK
mvf BADCOL,F,BANK
mvf DZAM,W,BANK
subc BIOUU,W,BANK
mvf BADCOM,F,BANK
mvf DZAH,W,BANK
subc BIOUY,W,BANK
mvf BADCOH,F,BANK
mvff BIOUH,DZAL ; Buffer --> Differentiator 1
mvff BIOUU,DZAM
mvff BIOUY,DZAH

mvf DZBL,W,BANK ; BufferA - Differentiator 2 --> BufferB
subf BADCOL,W,BANK
mvf BBBADNEWL,F,BANK
mvf DZBM,W,BANK
subc BADCOM,W,BANK
mvf BBBADNEWM,F,BANK
mvf DZBH,W,BANK
subc BADCOH,W,BANK
mvf BBBADNEWH,F,BANK
mvff BADCOL,DZBL ; BufferA --> Differentiator 2
mvff BADCOM,DZBM
mvff BADCOH,DZBH

mvf DZCL,W,BANK ; BufferB - Differentiator 2 --> BufferA
subf BBBADNEWL,W,BANK
mvf BADCOL,F,BANK
mvf DZCM,W,BANK
subc BBBADNEWM,W,BANK
mvf BADCOM,F,BANK
mvf DZCH,W,BANK
subc BBBADNEWH,W,BANK

```

50/60Hz Rejection Solution

```

mvf  BADCOH,F,BANK
mvff BBBADNEWL,DZCL      ; BufferB --> Differentiator 3
mvff BBBADNEWM,DZCM
mvff BBBADNEWH,DZCH

mvf  DZDL,W,BANK      ; BufferA - Differentiator 4 --> BufferB
subf  BADCOL,W,BANK
mvf  BBBADNEWL,F,BANK
mvf  DZDM,W,BANK
subc  BADCOM,W,BANK
mvf  BBBADNEWM,F,BANK
mvf  DZDH,W,BANK
subc  BADCOH,W,BANK
mvf  BBBADNEWH,F,BANK
mvff  BADCOL,DZDL      ; BufferA --> Differentiator 4
mvff  BADCOM,DZDM
mvff  BADCOH,DZDH

mvff  BBBADNEWH,BADNEWH ; BufferA output to ADC Output
mvff  BBBADNEWM,BADNEWM
mvff  BBBADNEWL,BADNEWL
=====
```

Inter_3_out:

5. Software Compiling for SINC³

```
=====
; ADC output about 122 Hz
; Output 32 records to do SINC3 average about 3.8hz output
; Integrator bit 0 ~ bit 38
; Differentiator bit 15 ~ bit 38
; IZAL、IZAM、IZAH、IZAU、IZAY → Integral Buffer 1
; IZBL、IZBM、IZBH、IZBU、IBAY → Integral Buffer 2
; IZCL、IZCM、IZCH、IZCU、ICAY → Integral Buffer 3
; DZAL、DZAM、DZAH → Differential Buffer 1
; DZBL、DZBM、DZBH → Differential Buffer 2
; DZCL、DZCM、DZCH → Differential Buffer 3
=====
btss INTF1,ADCIF,ACCE
jmp Inter_3_out
bcf INTF1,ADCIF,ACCE

lbsr IZAL
mvf ADC0RL,W,ACCE      ;Integrator 1 + ADC --> Integrator 1
addf IZAL,F,BANK
mvf ADC0RM,W,ACCE
addc IZAM,F,BANK
mvf ADC0RH,W,ACCE
addc IZAH,F,BANK
mvl 0
btsz ADC0RH,7,ACCE
mvl 0FFh
addc IZAU,F,BANK
addc IZAY,F,BANK

mvf IZAL,W,BANK      ;Integrator 1 + Integrator 2 --> Integrator 2
addf IZBL,F,BANK
mvf IZAM,W,BANK
addc IZBM,F,BANK
mvf IZAH,W,BANK
addc IZBH,F,BANK
mvf IZAU,W,BANK
addc IZBU,F,BANK
mvf IZAY,W,BANK
addc IZBY,F,BANK

mvf IZBL,W,BANK      ;Integrator 2 + Integrator 3 --> Integrator 3
addf IZCL,F,BANK
mvf IZBM,W,BANK
addc IZCM,F,BANK
mvf IZBH,W,BANK
addc IZCH,F,BANK
mvf IZBU,W,BANK
addc IZCU,F,BANK
mvf IZBY,W,BANK
addc IZCY,F,BANK

inf ADCCnter,W,ACCE      ; Accumulate 32 times
mvl 31
cpsl ADCCnter,ACCE
jmp INTER_DVIN
inf ADCCnter,F,ACCE
jmp Inter_3_out
=====

INTER_DVIN:
mvl 0C0h
andf ADCCnter,F,ACCE
INTER_DVOU:
mvff IZCL,BIOUL      ;Integrator 3 --> Buffer
mvff IZCM,BIOUM
mvff IZCH,BIOUH
mvff IZCU,BIOUO
mvff IZCY,BIOUY
```

```

bsf ADCFg,b_ADCint,ACCE
bsf Flag,b_ADCPCOK,ACCE
lbsr DZAL
mvl 7 ; Take Bit 15 ~ 38 in Buffer
LINTER_DVOULOOP:
bcf Status,C,ACCE
rrfc BIOUY,F,BANK
rrfc BIOUU,F,BANK
rrfc BIOUH,F,BANK
rrfc BIOUM,F,BANK
rrfc BIOUL,F,BANK
dcsz WREG,F,ACCE
jmp LINTER_DVOULOOP

mvf DZAL,W,BANK ; Buffer - Differentiator 1 --> BufferA
subf BIOUM,W,BANK
mvf BADCOL,F,BANK
mvf DZAM,W,BANK
subc BIOUH,W,BANK
mvf BADCOM,F,BANK
mvf DZAH,W,BANK
subc BIOUU,W,BANK
mvf BADCOH,F,BANK
mvff BIOUM,DZAL ; Buffer --> Differentiator 1
mvff BIOUH,DZAM
mvff BIOUU,DZAH

mvf DZBL,W,BANK ; BufferA - Differentiator 2 --> BufferB
subf BADCOL,W,BANK
mvf BBBADNEWL,F,BANK
mvf DZBM,W,BANK
subc BADCOM,W,BANK
mvf BBBADNEWM,F,BANK
mvf DZBH,W,BANK
subc BADCOH,W,BANK
mvf BBBADNEWH,F,BANK
mvff BADCOL,DZB ; BufferA --> Differentiator 2
mvff BADCOM,DZBM
mvff BADCOH,DZBH

mvf DZCL,W,BANK ; BufferB - Differentiator 2 --> BufferA
subf BBBADNEWL,W,BANK
mvf BADCOL,F,BANK
mvf DZCM,W,BANK
subc BBBADNEWM,W,BANK
mvf BADCOM,F,BANK
mvf DZCH,W,BANK
subc BBBADNEWH,W,BANK
mvf BADCOH,F,BANK
mvff BBBADNEWL,DZCL ; BufferB --> Differentiator 3
mvff BBBADNEWM,DZCM
mvff BBBADNEWH,DZCH

mvff BADCOH,BADNEWH ; BufferB output to ADC Output
mvff BADCOM,BADNEWM
mvff BADCOL,BADNEWL

```

Inter_3_out:

6. Demo Code

Chip Select: HY11P14

Function Select: Only provide to display the code.



HY11P14-SINC3.rar



HY11P14-SINC4.rar