

5494 / 7494 4-Bit shift Register (Parallel-In, Parallel-Out)

	Schottky TTL				High-Speed TTL				Low-Power Schottky TTL				Standard TTL				Low-Power TTL				
	Device Type	Package			Device Type	Package			Device Type	Package			Device Type	Package			Device Type	Package			
		C	P	M		CF	C	P		M	CF	C		P	M	CF		C	P	M	CF
T.I.													SN5494	J ①			W①				
FAIRCHILD													SN7494	J ① N①							
MOTOROLA													F M5494/F M9394	D ①							
													F C7494/F C9394	D ① P ①							
N. S. C.													MC5494	L ①							
													MC7494	P ①							
PHILIPS																					
SIGNETICS													N7494		①						
													S5494	F ① B ①			W①				
SIEMENS													N7494	F ① B ①							
FUJITSU													FLJ 231			①					
HITACHI																					
MITSUBISHI																					
													HD2533		① P ①						
NEC																					
TOSHIBA																					

Electrical Characteristics SN5494, SN7494
absolute maximum ratings over operating free-air temperature range


Supply voltage, V_{CC}	7V	Operating free-air temperature range	SN54 [†]	-55°C to 125°C
Input voltage	5.5V		SN74 [†]	0°C to 70°C
		Storage temperature range		-65°C to 150°C

recommended operating conditions

	SN5494			SN7494			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-400			-400	μ A
Low-level output current, I_{OL}			16			15	mA
Width of clock pulse, $t_w(\text{clock})$	35		35				ns
Width of clear pulse, $t_w(\text{clear})$	30		30				ns
Width of preset pulse, $t_w(\text{preset})$	30		30				ns
Setup time, t_{setup}	High-level data	35		35			ns
	Low-level data	25		25			ns
Hold time, t_{hold}	0		0				ns
Operating free-air temperature, T_A	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS †	MIN	TYP ‡	MAX	UNIT
V_{IH} High-level input voltage			2		V
V_{IL} Low-level input voltage				0.8	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN.}$ $V_{IL} = 0.8V$, $I_{OH} = -400\mu A$	2.4	3.5		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN.}$ $V_{IH} = 2V$, $I_{OL} = 15mA$	0.2	0.4		V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX.}$, $V_I = 5.5V$		1		mA
I_{IH} High-level input current	Preset 1 and 2 $V_{CC} = \text{MAX.}$, $V_I = 2.4V$		160		μ A
I_{IL} Low-level input current	Other inputs Preset 1 and 2 $V_{CC} = \text{MAX.}$, $V_I = 0.4V$		40		mA
I_{OS} Short-circuit output current	$V_{CC} = \text{MAX.}$	SN54 [†]	-20	-57	mA
		SN74	-18	-57	
I_{CC} Supply current	$V_{CC} = \text{MAX.}$ See Note 1	SN54	35	50	mA
		SN74	35	58	
f_{max} Maximum clock frequency			10		MHz
t_{PLH} Propagation delay time, low-to-high-level output from clock	$V_{CC} = 5V$, $T_A = -25^\circ C$ $C_L = 15pF$, $R_L = 400\Omega$		25	40	ns
t_{PHL} Propagation delay time, high-to-low-level output from clock			25	40	ns
t_{PLH} Propagation delay time, low-to-high-level output from preset				35	ns
t_{PHL} Propagation delay time, high-to-low-level output from clear				40	ns

Pin Assignment (Top View)


positive logic: see function tables


Function Table

 *94 PRESET (see Note 2)
BIT A TYPICAL OF ALL

*94 REGISTER (see Note 2)

PRESET INPUTS	INTERNAL PRESETS
PE1 P1A PE2 P2A	PRESET A
L X L X	H (inactive)
L X X L	H (inactive)
X L L X	H (inactive)
X L X L	H (inactive)
H H X X	L (active)
X X H H	L (active)

INTERNAL PRESETS	INPUTS	INTERNAL OUTPUTS	OUTPUT
A B C D	CLEAR CLOCK SERIAL	QA Qb Qc Qd	
H H H H	H X X X	L L L L	L
L L L L	L X X X	H H H H	H
H H H L	L L X X	QA Qb QC Qd	Qpo
L L L H	L L X X	H QA Qb QC Qd	Qpo
H H L L	L L X X	H QA Qb QC Qd	Qpo
H H H L	L L X X	H QA Qb QC Qd	Qpo
H H L L	L L X X	H QA Qb QC Qd	Qpo
H H H L	L L X X	H QA Qb QC Qd	Qpo

Functional Block Diagram


* dynamic input activated by transition from a high level to a low level

***94 4-BIT SHIFT REGISTER**

- NOTES: 1. I_{CC} is measured with the outputs open, clear grounded following momentary application of 4.5 V, both preset-enable inputs grounded, and all other inputs at 4.5 V.
2. H = high level (steady state), L = low level (steady state), X = irrelevant.
 † = transition from low to high level
 QA, QB, QC, QD = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established.
 QAn, QBn, QCn = the level of QA, QB, or QC, respectively, before the most-recent † transition of the clock.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at: $V_{CC} = 5V$, $T_A = 25^\circ C$

• Not more than one output should be shorted at a time.