


















LOGIC CIRCUITS

ANSI

DIN



Truth tables

YES Gate

A	Q
0	0
1	1

OR Gate

A	B	Q
0	0	0
1	0	1
0	1	1
1	1	1

INVERTER

A	Q
0	1
1	0

NOR Gate

A	B	Q
0	0	1
1	0	0
0	1	0
1	1	0

AND Gate

A	B	Q
0	0	0
1	0	0
0	1	0
1	1	1

XOR Gate

A	B	Q
0	0	0
1	0	1
0	1	1
1	1	0

NAND Gate

A	B	Q
0	0	1
1	0	1
0	1	1
1	1	0

XNOR Gate

A	B	Q
0	0	1
1	0	0
0	1	0
1	1	1

TITLE: Logic gates

Document Number:

HJZ 030 005 026_1

REV:

Date: 11.10.2005 13:07:34

Sheet: 1/1