



Φ = CLOCK PULSE

Buffers A and B don't necessarily have to be on D0 to D15
They could be, say, on D4 to D7, or to save costs and to
reduce circuit complexity

The viewer must verify for themselves all assumptions
made in this diagram, it is meant purely as a discussion
document not actual circuitry.

Assumed comparators are 4585 (cascaded)
Counter 74x579 (cascaded)

Verify Logic Levels and if using mixed families

Red LED

Green LED

C > D Red LED ON
C < D Green LED ON

A < B Count UP
A > B Count DOWN
A = B Stop Count