Hello everyone,
I'm doing parasitic capacitance simulation of a SiC half bridge power module. I made a hierarchical block which represents the MOSFET in each switching position. But when I tried to run the simulation, a warning occurred, saying the Tj_MOSFET port in the block was unused, I...