Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Register Log in
  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

A verilog language question

Status
Not open for further replies.
That only means the code block will continuously execute. This is a simulation construct that is ignored in synthesis.
 
Status
Not open for further replies.

Similar threads

C
  • Question
Is this sample question a zener diode - wave shaper question?
Replies
15
Views
2K
Tony Stewart
Tony Stewart
C
  • Question
A small problem question about opamps
Replies
5
Views
1K
Tony Stewart
Tony Stewart
C
  • Question
a question I don't understand about the diode
Replies
7
Views
3K
Diver300
D
Ian Rogers
I have another question.
Replies
6
Views
1K
aliarifat794
A
C
  • Question
An opamp question I can't make sense of
2
Replies
22
Views
4K
MrAl
M

Latest threads

New Articles From Microcontroller Tips

Back
Top