Calculate pullup and pulldown resistors for CMOS

Status
Not open for further replies.

ghall426

New Member
When using pull up and pull down resistors, how do I calculate the value I need? I know most people randomly use a 10k or something, but I'm interested in how to actually calculate the required value.

The specific chip I'm using is a 4518 BCD counter. Here is the datasheet:
https://www.electro-tech-online.com/custompdfs/2006/12/cd4518b.pdf

Page 2 of the datasheet shows the input current, but which value do I want to use? And what do I need to use for V? I understand Ohm's law, just a little confused on which numbers to pull off the sheets.

I would appreciate some help to calculate, for example, a proper resistor value for BOTH a pullup and pulldown configuration for the input pins.

Thanks.

Greg
 
As you already seem to know?, there's no need to calculate a value - just choose one you 'like'.

If (for some bizarre reason) you want to calculate a value, simply decide what current you want and apply ohms law.

There's no value in the datasheet because no such value exists - it will probably specify minimum and maximum currents?, and you simply choose a value somewhere inbetween them - the acceptable range will be absolutely HUGE!!!.
 
You basically just make sure that the pulldown isn't so strong (low value) that when the logic state changes the voltage goes high enough, or the opposite with a pullup, make sure the logic channel that has to pull that pullup to ground will be able to sink enough of the current for the voltage to drop to acceptable levels. 5k 10k 50k it really is pretty arbitrary. Higher values are going to be easier (and faster) to drive, but more susceptable to noise. Lower values are going to consume more power (important for battery applications)
 
I wouldn't say that higher values are faster because the RC time constant formed with the gate's capacitive input will be larger. Use low values for speed and high values to save power.
 
Hero999 said:
I wouldn't say that higher values are faster because the RC time constant formed with the gate's capacitive input will be larger. Use low values for speed and high values to save power.

I would agree!.
 
My appoligizes, not sure what I was thinking. I think I said "pulldown the pullup" and "pullup the pulldown" in my head a few too many times and got myself turned around =)
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…