Decimator

Status
Not open for further replies.

knguyen4573

New Member
How to design 16 to 1 Decimator filter design? I have 12 bit data, 64 Mhz input, and 12 bit data, 4 MHz input. Please, help me how to design it. Thanks
 
Decimator, n. 1 a person or thing that decimates.

Decimate, v. 1 to destroy much of; kill a large part of.
 
Do you mean a clock divider? ie. for every 16 pulses in, one pulse comes out? You can do it with flip flops or a clock divider ic.
 
The bandwidth of your 4MHz data will be less than 2MHz (Shannon-Nyquist). Run the 64MHz data through a 2MHz lowpass filter (clocked at 64MHz), then decimate it by saving every sixteenth sample, giving you 4MHz data on this channel with no aliasing. Decimation is simple when the new data rate is binarily related to the old one. It gets complicated if you want to convert 64MHz data to, say, 7MHz data.

Is this a homework problem?
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…