I am working on an article explaining impedance matching using LTspice and it is based on Chris's book. It will be published on the ADI website soon.
While I cannot help you simulate the transistor itself, I can help with the impedance matching.
Looking at the s11 plot on the Smith chart on page 113, it is 40-j40 at your frequency which would imply it is capacitive.
[EDIT: I'm not sure if I have interpreted the s11 plots correctly. The rest of this post is accurate though]
So... set yourself up with a load that has a series 40 Ohm resistor and a series 24.5pF capacitor (which gives -j40 Ohms at 162.4MHz). This is the input impedance of the transistor. Do the same for the output impedance, from the s22 plot. You should then be able to calculate the impedance matching components (probably a T network) and simulate it.
Attached is a file I am playing with. Measure the voltage on the left side of C1 and the current going into C1, then divide one by the other to get the input impedance.
Right click over the left hand axis and change the plot from Bode to Cartesian. This will plot the real and imaginary components. Select the plot window (not the schematic window) and do Plot Settings -> Save Plot Settings. This will save your plot settings (duh!) so you dont have to mess with changing the axes every time you rerun the simulation. I would attach my plot file, but this site won't let me
(these instructions should be correct - I am working on a prerelease version of LTspice)
My simulation was designed to match a 50Ohm source to the input of a FET that had an input impedance of 2.1 - j4 at 100MHz. Bring up the cursors, move them to 100MHz and you can see the impedance looking into the matching network is 50 Ohms with very little imaginary component.