i'm doing a final year undergraduate project, part of which involves implementing an adder on a Spartan FPGA. I'm using the ADSU8 adder from the library. The problem is, when i tie 'ADD' to Vcc and carry-in to GND, i'm not getting good results, even though it simulates fine. any ideas?