Continue to Site

Welcome to our site!

Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

  • Welcome to our site! Electro Tech is an online community (with over 170,000 members) who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

SPLD life cycle determination

Status
Not open for further replies.

alhoop

Member
I am using Lattice and old stock NS GALs to build model railroad signals, using NS OpalJr to write and compile the equations and a TOP2004 for programming.
Lattice states "100 erase/write cycles and data retention in excess of 20 years are specified."
While I don't expect to test the 20 year figure what are the indications that the erase/write number has been exceeded? Does the unit not program and verify or does it do that but not work or work incorrectly? Has anyone exceeded these limits? If so, what were the indications?
Thanks
Al
 
Last edited:
Status
Not open for further replies.

Latest threads

New Articles From Microcontroller Tips

Back
Top