i am doing a project in vhdl. i am using xilinx6.1 and modelsim for simulation purpose. i need to divide the project into modules. i would like to know how to link one module to the other module so that the whole work together. please do help me with this.
thanx a lot
with regards....
thanx a lot
with regards....