Sceadwian
Banned
Very well said colin.Everyone gets this wrong. . . .
PIC chips are not internally limited to 25mA per line.
The max safe level is 25mA per output and without proper current liming resistors on each output, the chip will deliver over 100mA per output. This is obviously too much for the FETs and eventually something will be damaged.
Do keep in mind though that real world impedance especially for pulsed output pins (the FET failure is from overheating) is quiet flexible with proper derating.
Pommie, you should look up what 'clamp current' means it's nothing more than the output current that is specified for an I/O line set in a state to be READ in a certain state.
Meaning that an I/O line on a PIC set to an output and high will READ low (voltage only) if the output current is higher than 20ma, this has NOTHING whatsoever to do with the intrinsic FETS current ability, it can supply far beyond the clamp current.
I have advocated this VERY same technique on at least three other threads for determining the short circuit or error states of I/O lines. Because if an I/O line is set to output/high and it's reading low on it's logic state, or it's output is set to low and reading high something is obviously wrong or out of spec with the external circuit!
Last edited: