create a vhdl code from this mealy diagram

cinderella1 · Jan 4, 2013

Hi, can anyone make a vhdl (using quartus software) from this mealy diagram?? i got the code already but there's no out put in my functional stimulation. The output is remain zero. Suppose, the output got 1 and 0 also. Thanks for helping

edeca · Jan 5, 2013

What code do you have already?

cinderella1 · Jan 5, 2013

if u want to see the code, pm me

fvm · Jan 5, 2013

your logic is fine, i dont know abt the syntax of vhdl, i worked in verilog
you should check for syntax error, and sumtime running a program in new project help too
you didnt define the clk signal
for simulation you require a clk signal
start a loop for clk

cinderella1 · Jan 5, 2013

soo???

edeca said:
What code do you have already?

cinderella1 · Jan 5, 2013

thanks

fvm said:
your logic is fine, i dont know abt the syntax of vhdl, i worked in verilog
you should check for syntax error, and sumtime running a program in new project help too
you didnt define the clk signal
for simulation you require a clk signal
start a loop for clk

Inquisitive · Jan 5, 2013

We are all here to learn. If code for a given in a private message how are the people of the forum to learn? We learn from each other here.

If code is given in private only one or two people learn from the exchange. That defeats the purpose of questions on the forum.

create a vhdl code from this mealy diagram

cinderella1

Member

Attachments

edeca

Active Member

cinderella1

Member

fvm

Member

cinderella1

Member

cinderella1

Member

Inquisitive

Super Moderator

Similar threads

create a vhdl code from this mealy diagram

cinderella1

Member

Attachments

edeca

Active Member

cinderella1

Member

fvm

Member

cinderella1

Member

cinderella1

Member

Inquisitive

Super Moderator

Similar threads

Privacy & Transparency

Privacy & Transparency