How to simulate the imperfections of series parallel arrays of LiPO cells?

Status
Not open for further replies.
O

opampsmoker

Member
Hi,
LiPO cells in big seires parallel arrays dont share current equally when the array is loaded.....how do you simulate this best?
Is the best way just to put different value resistors across each cell?
 
Status
Not open for further replies.

Similar threads

R
  • Question
LTSPICE simulation of AC/DC converter
Replies
11
Views
4K
srilatha
S
S
  • Question
Is there way to convert file from Multisim/Logisim to Logic works?
Replies
1
Views
2K
aliarifat794
A
F
  • Question
Checking Altium PCBs are the same
Replies
5
Views
1K
ChrisP58
F
  • Question
How to make a capacitance variable with voltage in LTpice?
Replies
4
Views
7K
Roff
F
  • Question
LTspice sim of LTC3756 and LTC3766 wont work?
Replies
3
Views
1K
Flyback
F
Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…