Freq divider by 4?

Status
Not open for further replies.
No, just more crap posted on the internet by some "expert". Leave out the wire from Q0' to d0, and it becomes a Gray code counter with four states which will divide by four.
 
Er!!! No the second D type should be clocked by the first.. The way they have it Q1', Q0' and D0 will fry!!
 
Probably because they cut-and-pasted the divide by 2 D-FF from 3 slides previous and forgot to remove the line.
 
Er!!! No the second D type should be clocked by the first.. The way they have it Q1', Q0' and D0 will fry!!

No, if you do it like I said, it is a synchronous counter with the external clock going to both Clk inputs. The way Ian suggests turns it into a ripple counter, with its usual hazard problems.

 
Last edited:
No, if you do it like I said, it is a synchronous counter with the external clock going to both Clk inputs. The way Ian suggests turns it into a ripple counter, with its usual hazard problems.
I tried it your way, I doesn't divide by four.... The ripple counter does.... Anywho the OP was right!!! doesn't work as shown!!

Opps!! Sorry Mike you are correct.... Just tried it again...
 
Last edited:
As you can see in the sim above, the Gray Code counter counts 01320132... The two outputs are in phase quadrature.
 
A "divider" is nothing but a counter. A counter is just a state machine. I learned how to design state machines long before I even heard of dividers. Your reference just muddies the water by talking about designing dividers as though it is a whole new discipline...
 
Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…